# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Dark Matter

# FDOS v1.0 FINAL - B57 udiag

- 1
- 2
…
- 24
- 25
- 26
- 27
- 28
…
- 192
- 193

Broadcom NetXtreme Ethernet Adapter • Diagnostic User’s Guide
page 26
Broadcom Confidential and Proprietary
Alternate Data Pattern Test: Write test data into SRAM. Write complement test data into
next address. Read back both data to insure the data is correct. After the test, the program
reads back data one more time to insure the data stays correct. The test data used is
0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.
Address Test: Write each address with unique increment data. Read back data to insure
data is correct. After fill the entire data with the unique data, the program reads back data
again to insure data stays the same.
WalkingOne bit Test: For each address. Data one is written and read back for testing. Then
shift the data left one bit, so the data becomes two and do the same test again. It repeats for
32 times until the test bit is shifted out of test data. The same is test is repeated for entire test
range.
Pseudo Random Data Test: A pre-calculated pseudo random data is used to write a unique
data into each test RAM. After the first pass the test, the program reads back one more time
to insure data stays correct.
Default: Enabled
3.8.2 G2. APE CPU Packet Test
Command: nictest g2
Function: An Ethernet packet is transmitted via internal loopback from the APE CPU and
verified for data integrity and that packet interrupts are generated.
Default: Enabled
3.8.3 G3. APE CPU SMBus Loopback Test
Command: nictest g3
Function: This test sends and receives SMBus messages from the APE CPU via loopback
on the SMBus controllers and verifies that correct data was received. (Requires loopback
jumpers to be installed).
Default: Disabled
3.8.4 G4. APE CPU GPIO Register Test
Command: nictest g4
Function: This test writes zeroes and ones to the GPIO output pins via the APE CPU to
insure the bits are changed accordingly and that GPIO state change interrupts are generated.
Default: Disabled

- 1
- 2
…
- 24
- 25
- 26
- 27
- 28
…
- 192
- 193